Mixed-Signal Design Engineer – RTL and Co-Simulation
Generate a McCoy IQ challenge in 30 seconds.
See how candidates think and approach the work this role demands, before the phone screen. We'll build a video challenge from this posting, and you can edit or share it before it goes live.
Key details
Why this role is notable
NVIDIA is building in-house power-control silicon with a full digital control loop co-simulated against analog circuits, suggesting it is pulling power-delivery design closer to its own chips as AI accelerators' power demands grow.
Job Description
We are seeking a Mixed-Signal Engineer to work on analog–digital co-simulation and digital RTL design for a power controller. The digital RTL implements the full control loop, including protections, fault handling, and calibration. This is a unique role with complete system-level exposure and the opportunity to influence both analog and digital design. The engineer should be flexible as priorities shift between co-simulation, RTL development, and debugging.
NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!
What you'll be doing:
- Build and run co-simulations that connect digital RTL with analog circuits or SPICE and Verilog-A models.
- Enhance and maintain the RTL for the power controller’s full digital control loop.
- Verify startup, steady-state, transient, calibration, and fault behavior at the system level in either a purely digital or a co-simulation environment.
- Debug issues across the analog–digital boundary with analog and digital designers.
- Develop RTL behavioral models for mixed-signal blocks.
- Design and implement control, protection, fault-handling, and calibration features.
What we need to see:
- B.S. or MS degree in Electrical Engineering (or equivalent experience)
- 1-3 years of work on analog–digital co-simulation and digital RTL design for a power controller.
- Experience designing and debugging synthesizable Verilog or SystemVerilog RTL.
- Flexibility to work across co-simulation and RTL design as project priorities change.
- A strong inclination to learn how the analog circuitry behaves. Analog expertise is not required; the team will provide support to help you ramp up.
- Strong teamwork and outstanding interpersonal skills.
Ways to stand out from the crowd:
- Experience with digital control logic in power management or a related system.
- Strong knowledge of, or experience working with, mixed-signal and custom-designed IP solutions.
- Understanding of firmware and embedded controllers.
- Prior exposure to analog design and mixed-signal simulation.
Together, let’s push the boundaries of innovation and make a lasting impact on the world. Make the choice, join our diverse team today!
#LI-Hybrid
Interested in working for companies like this one?
Answer a McCoy challenge. Companies hiring in engineering see your response and reach out when they want to talk.
About 15 minutes to prepare and 5 minutes to record. Unlimited retakes and a teleprompter help you answer. No AI training, and you can delete your response anytime.
This isn't an application to NVIDIA.
Audit details(provenance, verification trail, raw fields)
Core fields
nvidia:JR2027731Provenance
wd5|nvidia|NVIDIAExternalCareerSiteVerification trail
This posting hasn't been probed by our closure verifier yet. Stream C runs on a rolling schedule against postings approaching the close-decision threshold.
LLM enrichment
See how we measure for definitions, or our corrections log for known issues. Found something wrong? Flag a correction.
