Job Details:
Job Description:
The Role and Impact
As a SoC Design Verification Engineer, you will play a critical role in ensuring the functionality and reliability of cutting-edge System-on-Chip (SoC) designs. You will develop and execute scalable verification plans, analyze system performance, and root cause design issues, contributing significantly to the delivery of high-quality products. Collaborating with cross-functional teams, your work will directly impact the integrity of Intel's data center solutions.
You will be part of Intel Data Center and AI group driving Intel's latest AI SoCs in the World's leading process technologies. In this role you will be responsible to develop SoC/Sub-System pre-Silicon functional verification environment along with a team of highly skilled engineers to verify system level design. Your role spans end to end Pre-Silicon verification from verification architecture definition to PRQ/customer support.
Key Responsibilities
- Define and develop scalable and reusable Block/Sub-System/SoC Test Bench and Verification Environment
- Create SoC verification plans to meet the required level of coverage and confirm to microarchitecture specifications.
- Performs functional logic verification of an integrated SoC to ensure design will meet specifications.
- Execute verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs.
- Replicate, root cause, and debugs issues in the Pre-silicon environment. Find and implement corrective measures to resolve failing tests.
- Collaborate and communicate with SoC Architects, Micro architects, full chip architects, RTL developers, Post-silicon, and physical design teams to improve verification of complex architectural and microarchitectural features.
- Document test plans and drives technical reviews of plans and proofs with design and architecture teams.
- Maintain and improve existing functional verification infrastructure and methodology.
- Absorb learning from Post-silicon on the quality of validation done during Pre-silicon development, updates test plan for missing coverages, and proliferates to future products.
- Mentor and technically lead junior engineers.
- Incorporate and execute security activities within test plans, including regression and debug tests, to ensure security coverage.
- Drive adoption of AI-assisted engineering workflows using AI tools, MCP infrastructure, and AI-powered development methodologies.
Detailed knowledge on SoC Fabric Verification at SoC/Sub-System level is added advantage.
Qualifications:
Minimum Qualifications
- Bachelor's degree in Electrical Engineering, Electronics Engineering, VLSI, or Computer Engineering with 10+ years of hands-on experience in complex SoC/IP pre-silicon verification OR Master's degree in a relevant field with 8+ years of experience OR PhD with 6+ years of experience.
- Proficiency in RTL design, Verilog, and simulation/debug tools such as Verdi.
- Strong expertise in System Verilog-based verification techniques and methodologies, including UVM or OVM.
- Solid understanding of computer architecture, SoC design principles, validation tools, and methodologies.
- Knowledge of SoC high-speed IO protocols, fabric, memory coherency, and system-level flow verification.
- Proficiency in scripting languages such as Make, Perl, Python, or similar utilities.
Preferred Qualifications
- Experience with advanced SoC verification methodologies, including emulation models and power analysis tools.
- Strong initiative, analytical problem-solving skills, and ability to multitask in a dynamic team environment.
- Excellent communication and teamwork skills to collaborate effectively across diverse groups.
We invite you to bring your expertise and creativity to our team, where you'll have the opportunity to challenge yourself, contribute to innovative solutions, and grow your career.
Job Type:
Experienced Hire
Shift:
Shift 1 (India)
Primary Location:
India, Bangalore
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
