See how candidates think and approach the work this role demands, before the phone screen. We'll build a video challenge from this posting, and you can edit or share it before it goes live.
The Role and Impact-
As an Engineering Manager in Intel Foundry PDK team, you will lead a team of engineers specializing in PDK development and validation with a focus on Parasitic Extraction (PEX) Collaterals and Flows. In this role, you will be responsible for delivering PEX collateral for several generations of Intel process technologies, supporting multiple EDA vendor flows. You will be optimizing development workflows, assessing and improving test suite coverage to QA workflows to deliver high quality PDKs to customers. In this multi-site organization, you will be expected to collaborate with teams in other sites and also work with EDA vendors, to meet business deliverables. Your leadership will drive operational efficiency, foster innovation, and contribute to the success of Intel Foundry.
Business Group-
This position is part of Intel Foundry, a group dedicated to advancing semiconductor technologies and enabling world-class manufacturing solutions. The team supports Intel's broader mission by driving innovation in design methodology, fostering collaboration across engineering functions, and ensuring robust systems for efficient product development. Join us in shaping the future of semiconductor design and optimization.
Key Responsibilities-
- Lead and manage a team of engineers focused on PDK development.
- Define and execute strategies to optimize tools, workflows, and design methodologies.
- Collaborate with cross-functional teams to bridge gaps, enhance efficiency, and minimize costs.
- Drive engagement with EDA vendors to develop next-generation solutions for Intel Foundry customers.
- Set clear goals, maintain accountability, and ensure team execution in alignment with organizational objectives.
- Apply differentiated performance management to foster growth, inspire excellence, and drive team results.
- Promote Intel's values, enabling a productive and inclusive work environment.
Minimum Qualifications-
- Bachelor's degree in a Electrical Engineering, VLSI.
- 16+ years of experience with a Bachelor's degree OR 14+ years with a Master's degree OR 10+ years with a PhD.
- Expertise in PDK development, especially Parasitic Extraction collateral and flows, design methodology, EDA tools, and hardware product design processes.
- At least 6 years of experience managing people.
Preferred Qualifications-
- Demonstrated leadership experience managing engineering teams in a semiconductor or technology environment.
- Strong interpersonal and communication skills to foster collaboration across diverse teams.
- Proven ability to inspire and develop high-performing teams while driving measurable results.
- Strategic insight and problem-solving capabilities to navigate complex technical challenges.
We're excited to welcome leaders who are passionate about driving innovation and empowering teams to deliver exceptional results. Join us and play a key role in shaping the future of Intel Foundry.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Answer a McCoy challenge. Companies hiring in engineering see your response and reach out when they want to talk.
About 15 minutes to prepare and 5 minutes to record. Unlimited retakes and a teleprompter help you answer. No AI training, and you can delete your response anytime.
This isn't an application to Intel.
intel:JR0288542See how we measure for definitions, or our corrections log for known issues. Found something wrong? Flag a correction.
wd1|intel|ExternalThis posting hasn't been probed by our closure verifier yet. Stream C runs on a rolling schedule against postings approaching the close-decision threshold.